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Abstract—Parallel inverters having LCL output filters cause
voltage distortions at the point of common coupling (PCC)
in islanded microgrids when non-linear loads are present. A
capacitive virtual impedance loop could be used to provide
selective harmonic compensation in islanded microgrids, instead
of introducing additional active or passive filters into the system
that could compromise the stability of the microgrid. However,
the performance of these compensation loops becomes degraded
when a virtual resistance is introduced with the aim to improve
the overall stability of the parallel inverters. With the capacitive
virtual impedance, there is effectively a compromise between
the additional stability provided by the virtual resistance and
the harmonic compensation due to the virtual capacitance. This
paper focuses on overcoming this limitation of the capacitive
virtual impedance with additional virtual resistance for selective
harmonic compensation in islanded microgrids. Simulation re-
sults were given to show the suitability of the proposed algorithms
in reducing the voltage harmonics at the PCC.
Index Terms—microgrids, droop control, voltage harmonics,
harmonic compensation, islanded operation, capacitive virtual
impedance
I. INTRODUCTION
In islanded operation, traditional droop control enables the
decentralized regulation of the local voltage and frequency of
the microgrid by the microsource inverters and also the control
of the real and reactive power output of each inverter [1]–
[6]. However, microsource inverters with LCL output filters
connected to the microgrid have a small inertia when operating
as an island and effectively form a weak grid. Harmonic
currents drawn by any non-linear loads distort the voltage at
the point of common coupling (PCC) due to the voltage drop
across the grid side inductors of microsource inverters. These
harmonics may cause stability problems due to resonances
present on the microgrid [7].
Therefore, harmonic damping techniques must be consid-
ered to reduce the voltage distortion by installing either passive
or active filters to compensate selected harmonic frequencies
[7]. However, these filters can increase resonance problems
or may compromise the stability of the islanded microgrid.
Instead of using these traditional harmonic compensation
techniques, control strategies can be added to the inverters
connected to the microgrid to improve the power quality [7] .
A capacitive virtual impedance loop was proposed in [8]
to selectively dampen the harmonics at the PCC, which does
not introduce any additional passive or active filters into
the microgrid. The basic principle of the capacitive virtual
impedance loop is to compensate for the non-linear inductive
voltage drop across the grid side inductance by introducing
a voltage which is equal in magnitude but has an opposite
phase shift. Effectively the output voltage of the inverter is
distorted to reduce the harmonic output current thus also
reducing the voltage distortion after the filter. A resistive
virtual impedance component is typically included so as to
improve the power sharing between the micro-sources and the
stability of the microgrid [4], [9]–[11]. However as shall be
described in this paper, the resistive virtual impedance acts on
all the frequencies and reduces the effectiveness of the virtual
capacitive impedance described in [8].
This paper focuses on the use of a capacitive virtual
impedance to achieve attenuation of the harmonics at the PCC.
In Section II, a description of the considered microgrid setup
and control structure is given. Section III contains a detailed
analysis of the capacitive virtual impedance loop. Section
IV contains a summary of the simulation results showing
the suitability of the proposed algorithm in improving the
performance of the islanded microgrid.
II. HIERARCHICAL MICROGRID ARCHITECTURE
The simulated microgrid setup, shown in the block diagram
of Fig. 1, consists of two parallel inverters each with an LCL
output filter. A local non-linear load, consisting of a single
phase rectifier with smoothing capacitor, was connected to the
microgrid through switch S2. For islanded operation, the static
switch (SS) is open and the inverters operate autonomously to
regulate the local grid voltage and frequency. Switch S1 at the
output of inverter 2 allows for synchronization of the inverter
via a PLL to the voltage at the PCC, before it is connected
to the microgrid, to minimize the transients that occur. The
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Fig. 1. Block diagram of the microgrid setup.
power lines connecting the inverters to the local grid were
represented via the short transmission line model.
A. Outer Droop Control Loop
In islanded mode, the inverters autonomously regulate the
voltage and frequency of the microgrid. Real power is supplied
to the loads by using real power against frequency (P − ω)
droops while the reactive power is supplied to the loads by
using reactive power against voltage (Q − E) droops. The
inputs to the droop controller are the real and reactive power
measurements determined from the capacitor voltage (Vc) and
the grid side inductor current (iL). The voltage reference at
the output of the inverter is then determined by the droop
control algorithm and input to the inner control loops. The
block diagram of the primary control loops implemented in
the microsource inverters for islanded operation is illustrated
in Fig. 2. Considering that Gq(s) and Gp(s) are the droop
controller transfer functions, the droop control functions in
islanded mode can be mathematically expressed as:
ω = ω∗ −Gp(s)(P − P ∗) (1)
E = E∗ −Gq(s)(Q−Q∗) (2)
where P is the real power output of the microsource; Q is the
reactive power output of the microsource; Gp(s) = smd +m
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Fig. 2. Block diagram of the inverter primary control loops.
and Gq(s) = snd + n are the real and reactive power droop
controllers where m and n are the P − ω and Q − E droop
gains and md and nd are the P −ω and Q−E derivative gain
terms. In islanded mode P ∗ and Q∗ are set to zero since the
real and reactive power output of the inverters is determined
by the local load. The gains of the outer loop controllers
are typically defined to achieve minimal deviations from the
nominal values of E and ω while achieving a satisfactory
response in the regulation of both the real and reactive powers.
The droop gains for the inverters operating in the islanded
microgrid, denoted by mn and nn from (1) and (2) respectively
(where the subscript n is an integer denoting an inverter in the
microgrid), are typically related to the maximum power ratings
of the inverters.
B. Inner Control Loops
The voltage reference waveform synchronized to the micro-
grid voltage, if available, is then generated from the output of
the droop control functions. The inner controllers that were
considered for the single phase inverters, consist of a voltage
loop and an inner current loop. Both control loops are based on
the stationary reference frame and Proportional-Resonant (PR)
controllers [12], [13] were used for both loops. The transfer
functions of the voltage and current controllers can be given
by [8], [12]:
GV (s) = KpV +
∑
h=1,3,5,7,9
kiV hs
s2 + ωcV hs+ ω2h
(3)
GI(s) = KpI +
∑
h=1,3,5,7,9,11,13
kiIhs
s2 + ωcIhs+ ω2h
(4)
where KpV and KpI are the proportional gains, kiV h and kiIh
are the harmonic resonant gains, ωcV h and ωcIh determine
the harmonic resonant bandwidth and ωh is the resonant
frequency where ωh = hω and hence depend on the frequency
droop. The PR transfer functions for the voltage and current
controllers, (3) and (4) respectively, are obtained from the
non-ideal PR transfer function [12]. The term h=1 in (3) and
(4) represents the fundamental frequency ω of the controller
that is determined by the droop control algorithm. In addition,
selective harmonic control for the 3rd up to the 13th current
harmonic was included so as to provide closed loop control
of the selected harmonics within the bandwidth of the inner
control loops. Similarly, selective harmonic control for the 3rd
up to the 9th voltage harmonic was included so as to provide
voltage regulation of the harmonics compensated by the virtual
impedance loop.
A linear block diagram of the inner control loops is shown
in Fig. 3 where Vref is the voltage reference that is obtained
from the outer droop control loop, iL is the current through
inductor L1, io is the current through inductor L2 and R is
the damping resistance. The damping resistor, R, was included
to reduce the selectivity of the LCL output filter. The closed
loop transfer function (CLTF) of the block diagram in Fig. 3
can be expressed by:
Vin Vc
GI(s)
Iref
GV(s)
Vref
iL
ic (sCR+1)
sC
io
1
(sL1+R1)
ω
Fig. 3. Block diagram of the inner control loops. L1 is the inverter side
inductance, C is the filter capacitance, R1 is the inverter side choke resistance
and R is the damping resistance.
VC =
GI(s)GV (s)ZC(s)
ZC(s) + ZL(s) +GI(s) +GI(s)GV (s)ZC(s)
Vref (s)
− ZC(s)(ZL(s) +GI(s))
ZC(s) + ZL(s) +GI(s) +GI(s)GV (s)ZC(s)
io(s) (5)
where ZL(s) = sL1 +R1 and ZC(s) = (sCR+ 1)/sC. The
bode plot of the voltage CLTF
VC(s)
Vref (s)
for the inner loops with
and without the selective harmonic control is shown in Fig. 4.
In both cases, the inner loops exhibit a closed loop bandwidth
of 900Hz while, as expected, the main difference lies in the
fact that the selective harmonic control introduces bandpass
characteristics at the desired harmonic frequencies. Fig. 5
shows how the voltage harmonics at the PCC are affected when
selective harmonic control is included in the inner loops when
the two inverters are operating in parallel as an island. The
voltage THD at the PCC was reduced from 4.62% to 3.36%
and this reduction can be attributed to the improved harmonic
current sharing that results due to the additional selective
harmonic control. The reactive current that flows between
the inverters is effectively minimized thereby reducing the
harmonic current output of the inverters. Therefore, the voltage
at the PCC exhibits lower harmonic voltages due to the
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Fig. 4. Bode plot of the inner control loops with and without the selective
harmonic control. The PR controller gains that were used in the simulations
are: KpV = 0.5, KpI = 2, kiV h = 200/h, kiIh = 200/h, ωcV h = 0.001ωh,
ωcIh = 0.001ωh and h is the harmonic number. Hardware parameters for
inverter 1 were considered for these plots as given in Table I.
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Fig. 5. Comparison of the voltage harmonics at the PCC with and without the
selective harmonic control when both inverters are connected to the microgrid.
A single phase rectifier with smoothing capacitor load (Lp = 84µH , Cp =
235µF and Rp = 100Ω) was used for these results.
reduction in the voltage drops across the grid side inductors.
III. CAPACITIVE VIRTUAL IMPEDANCE LOOP
A capacitive virtual impedance loop was proposed in [8]
with the aim to improve the voltage harmonic distortion at the
PCC. The basic principle of the capacitive virtual impedance
loop is to compensate for the non-linear inductive voltage drop
across the grid side inductance XLh by introducing a voltage
across a virtual capacitive impedance XCh which is equal in
magnitude but has an opposite phase shift. The simplified
Thevenin’s equivalent circuit of the inverter with an LCL
output filter is shown in Fig. 6a while the simplified Thevenin’s
equivalent circuit of the inverter with an LCL output filter with
the proposed capacitive virtual impedance is shown in Fig. 6b.
The output voltage of the inverter Vc(s) is effectively distorted
to reduce the distortion of the voltage after the filter Vo(s). The
block diagram of Fig. 7 shows how the virtual impedance loop
interacts with the inner control loops of the inverter. From this
figure, the voltage across the capacitor of the output filter can
now be expressed by:
Vc(s)
Vo(s)
Io
jXLh
(a)
Vh(s)
Vo(s)
Io
jXLh - jXCh
(b)
Fig. 6. The capacitive virtual impedance concept. a) Simplified Thevenin’s
equivalent circuit of the inverter with an LCL output filter. b) The proposed
virtual impedance based on the cancellation of the effect of the inductive
impedance XLh by the introduction of a virtual impedance XCh
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Fig. 7. Block diagram of the inner loops with the additional virtual impedance
transfer function Zd(s).
Vref (s) = V
∗
ref (s)− io(s)Zd(s) (6)
where V ∗ref (s) is the reference voltage that is determined
by the outer droop control loop, Vref (s) is the input to the
inner loops which includes the additional harmonic voltages
and Zd(s) is virtual impedance transfer function. From [8], the
virtual impedance transfer function Zd(s) consists of a series
of band-pass filters, tuned at each harmonic frequency that is
required to be dampened (3rd, 5th, 7th, and 9th), cascaded
with a capacitive impedance block. Zd(s) can be expressed
by:
Zd(s) =
∑
h=3,5,7,9
ωchkCh
s2 + ωchs+ ω2h
(7)
where kih are the harmonic resonant gains, ωch are the har-
monic resonant bandwidths, ωh is the nth harmonic frequency
and kCh is the gain at the nth harmonic. Assuming that the
bandwidth ωch at the nth harmonic frequency is determined
such that the interaction with the adjacent harmonics is neg-
ligible, then the magnitude and phase contribution of Zd(s)
at each of the nth harmonic frequencies can be designed
by considering the effect of each harmonic separately to
determine the controller gains and then substituting in (7).
Zd(s) at the nth harmonic can be denoted by:
Zd(s) =
ωchkCh
s2 + ωchs+ ω2h
(8)
Substituting for s = jω:
Zd(ω) =
ωchkCh
jωchω + (ω2h − ω2)
(9)
The gain kCh can be determined by from the magnitude of
(9) at ω = ωh:
|Zd(ω)|ω=ωh =
kCh
ωh
(10)
where |Zd(ω)|ω=ωh is equal to the magnitude of the
impedance of the grid side inductance at the nth harmonic fre-
quency. From (9), the phase angle at nth harmonic frequency
is −90o.
A. Effect of the Resistive Virtual Impedance on Zd(s)
A resistive virtual impedance RV is typically included so
as to improve the stability of the microgrid and the power
sharing between the micro-sources [4], [9]–[11]. Zd(s) can
now be described by:
Zd(s) = RV −
∑
h=3,5,7,9
ωchkCh
s2 + ωchs+ ω2h
(11)
where RV acts on all the frequencies and thereby effects the
magnitude and phase of the band pass filters determined in
(7). Assuming that the bandwidth ωch at the nth harmonic
frequency is determined such that the interaction with the
adjacent harmonics is negligible, then the magnitude and
phase contribution of Zd(s) at each of the nth harmonic
frequencies can be designed by considering the effect of each
harmonic separately to determine the controller gains and then
substituting in (11). Zd(s) at the nth harmonic can be denoted
by:
Zd(s) = RV −
ωchkCh
s2 + ωchs+ ω2h
(12)
Substituting for s = jω:
Zd(ω) =
jRV ωωch + (RV ω
2
h − ωchkCh −RV ω2)
jωωch + (ω2h − ω2)
(13)
The gain kCh can be determined from the magnitude of
(13) at ω = ωh:
|Zd(ω)|ω=ωh =
√
(ωhRV )2 + k2Ch
ωh
(14)
From (13), the phase angle at nth harmonic frequency is
given by:
6 Zd(ω)ω=ωh = tan
−1
(
−RV ωh
kCh
)
− 90o (15)
From (14) and (15) one can conclude that a compromise
exists between the phase angle and the magnitude at the
nth harmonic. The addition of the resistive virtual impedance
component reduces the effectiveness of the capacitive virtual
impedance at the compensated harmonic frequencies since the
desired gain at the desired phase cannot be obtained with
virtual impedance given by (11).
B. Improved Capacitive Virtual Impedance Loop
Instead of using an integrator to represent the virtual capac-
itive impedance as was performed in [8], a PI compensator
was used to allow control over the magnitude and phase at
the nth harmonic frequency. The virtual impedance transfer
function can therefore be defined as follows:
Zd(s) = RV −
∑
h=3,5,7,9
(
ωch
s2 + ωchs+ ω2h
)(
kphs+ kih
s
)
= RV −
∑
h=3,5,7,9
ωch(kphs+ kih)
s2 + ωchs+ ω2h
(16)
where kph are the proportional gains and kih are the integral
gains. Assuming that the bandwidth ωch at the nth harmonic
frequency is determined such that the interaction with the
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h
and L2 =
0.9mH is the grid side inductance.
adjacent harmonics is negligible, then the magnitude and
phase contribution of Zd(s) at each of the nth harmonic
frequencies can be designed by considering the effect of each
harmonic separately to determine the controller gains and then
substituting in (16). Zd(s) at the nth harmonic can be denoted
by:
Zd(s) = RV −
ωch(kphs+ kih)
s2 + ωchs+ ω2h
(17)
Substituting for s = jω in (16):
Zd(ω) =
jωωch(RV − kph) + (ω2hRV − ωchkih −RV ω2)
jωωch + (ω2h − ω2)
(18)
The gains kph and kih can be determined from the
|Zd(ω)|ω=ωh and 6 Zd(ω)ω=ωh of (9) at ω = ωh given by:
|Zd(ω)|ω=ωh =
√
(ωhRV − ωhkph)2 + k2ih
ωh
(19)
6 Zd(ω)ω=ωh = tan
−1
(
−ωh(RV − kph)
kih
)
− 90o (20)
Hence from (20), to obtain the required phase of 90o at the nth
harmonic, the proportional gain kph = RV . To match |Zd(ω)|
with the required inductive impedance magnitude |ZL(ω)| at
ω = ωh then from (19), kih = |ZL(ω)|ωh. One may note that
when RV = 0 then (16) reduces to (7) such that kih ≡ kCh.
The magnitude and phase response of Zd(s) for the pro-
posed capacitive virtual impedance is shown in Fig. 8. By
using the PI compensator, magnitudes equal to those of the
grid side inductance ZL(s) at the compensated harmonic
frequencies of Zd(s) were obtained. The phase at these
frequencies was also of 90o as required to cancel the effect of
the inductive voltage drop across the grid side inductor.
IV. SIMULATION RESULTS
The aim of this section is to verify the effectiveness of the
improved virtual impedance loop being proposed in reducing
the voltage harmonics at the PCC. The two inverters, were
connected sequentially to the microgrid while operating in
islanded mode. Inverter 1 is connected at t=0 and sets the mi-
crogrid voltage and frequency according to the droop control.
It is assumed that each inverter can handle the load present
on the microgrid. Inverter 2 is connected to the microgrid
after it is synchronized with the microgrid voltage. Under
these conditions, it is expected that the inverters share equally
the active and reactive power demanded by the load. The
simulation model parameters are given in Table I.
The microsource inverters were required to supply a local
single phase rectifier with smoothing capacitor (Lp = 84µH ,
Cp = 235µF and Rp = 100Ω). The voltage harmonics that
were measured at the PCC with and without the capacitive
virtual impedance of (16) with only inverter 1 connected to
the microgrid are shown in Fig. 9. The voltage THD without
compensation was of 5.55% while this was reduced to 4.8%
when Zd(s) was added to the primary control loops. Fig. 10
compares the voltage harmonics at the PCC for the simulations
that were carried out with and without the capacitive virtual
impedance (16) with both inverters connected to the microgrid.
TABLE I
SIMULATION MODEL PARAMETERS FOR THE INVERTERS CONNECTED TO
THE MICROGRID.
Inverter Inverter Filter Parameters
R1 L1 C1 R2 L2 Rd
Ω mH µF Ω mH Ω
1 0.040 3.60 25.0 0.010 0.90 2
2 0.032 2.80 20.0 0.008 0.72 2
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Fig. 9. Voltage harmonics at the PCC for the single phase rectifier with
smoothing capacitor load (Lp = 84µH , Cp = 235µF and Rp = 100Ω)
with only inverter 1 connected to the microgrid.
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Fig. 10. Voltage harmonics at the PCC for the single phase rectifier with
smoothing capacitor load (Lp = 84µH , Cp = 235µF and Rp = 100Ω)
when both inverters are connected to the microgrid.
The voltage harmonics at the PCC are reduced due to the
addition of another inverter since the inverters share the load
current thereby reducing the voltage drop across the grid side
inductance. The voltage THD without compensation was of
3.36% while this was reduced to 2.57% when Zd(s) was added
to the primary control loops of both inverters.
Hence, when the capacitive virtual impedance was intro-
duced into the inverter primary contol loops, a 15% reduction
in THD was observed for the case of a single inverter and
a 31% reduction was observed when two inverters where
connected to the microgrid. Therefore, these simulation results
verify the effectiveness of the capacitive virtual impedance
loop in improving the voltage THD at the PCC. One should
point out that the harmonics cannot be completely eliminated
from the PCC for the considered setup since the harmonic
voltage vector that is generated by the virtual capacitance loop
depends on the magnitude of the harmonic current flowing.
However, with the proposed loop the harmonic content be-
comes distributed such that the voltage harmonic distortion is
improved.
V. CONCLUSION
This paper analyses the performance of the basic capacitive
virtual impedance loop to improve the harmonic distortion
at the PCC when the inverters operate as an island. Virtual
resistances added to improve the stability of the inverters
connected to microgrid compromise the operation of this
compensation loop. Hence, the virtual impedance loops were
redesigned to provide the required compensation even when
the virtual resistance was present. Simulation results have
shown that the proposed loop achieved a significant reduction
in the THD at the PCC, even though a virtual resistance
was used, thereby indicating the effectiveness of the proposed
algorithm to dampen the voltage harmonics.
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